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ABSTRACT
Chipkill correct is an advanced type of error correction in memory that is
popular among servers. Large field studies of memories have shown that
chipkill correct reduces uncorrectable error rate by 4X to 36X compared to
the weaker Single Error Correct Double Error Detect (SECDED). Currently,
there is a strong tradeoff between power and reliability among different chip-
kill correct solutions. For example, commercially available chipkill correct
solutions that can detect up to two failed devices and correct one failed de-
vices require accessing 36 memory devices per memory request. However, a
weaker single chipkill correct single chipkill detect solution only requires ac-
cessing 18 devices per memory request and, therefore, consumes much lower
memory power. In this research, we present Adaptive Reliability Chipkill
Correct (ARCC) — an optimization to be applied to existing chipkill cor-
rect solutions to allow them to incur the low power consumption of a lower
strength chipkill correct solution while maintaining similar reliability as that
of a stronger chipkill correct solution. ARCC is based on the observation
that, on average, only a tiny fraction of memory experiences any type of
faults during the typical operational lifespan of a server. As such, it proposes
relaxing the strength of chipkill correct in the beginning and then adaptively
increasing the strength as needed on a page-by-page basis in order to reap
the benefit of lower power consumption during the majority of the lifetime
of a memory system. Our evaluation shows that ARCC reduces the power
consumption of memory by 36%, on average, when applied to commercial
chipkill correct, while keeping the storage overhead the same and maintain-
ing similar reliability.
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Chipkill correct is an advanced type of error correction in memory that sig-
nificantly improves the reliability of memory by allowing continued memory
operation in the event of device-level faults in memory. Large-scale studies
show that chipkill correct reduces the Detectable Uncorrectable Error (DUE)
rate of memory by 4X [1] to 36X [2] compared to Single Error Correct Dou-
ble Error Detect (SECDED). As a result, chipkill correct memory systems
have become very popular among HPC systems and high end servers with
large memory capacities. As the amount of memory in servers continues to
increase, we envision that the adoption of chipkill correct memory systems
will become even more widespread in order to maintain the same level of
DUE and silent data corruption (SDC) rates in memory.
Currently, there is a strong tradeoff between power and reliability among
different chipkill correct solutions. Commercial chipkill correct solutions,
such as single chipkill correct double chipkill detect (SCCDCD) [3] and Dou-
ble Chip Sparing [4, 5], can detect up to two failed memory devices per rank;
however, they require accessing 36 memory devices per memory request. On
the other hand, a weaker solution that can only detect and correct up to a
single failed device requires accessing only 18 memory devices; because only
half as many devices are accessed per request, significant memory power can
be saved. A similar trend exists for newly proposed chipkill correct solutions
such as LOT-ECC [6] and VECC [7].
In this research, we aim to improve on the present power and reliability
tradeoff of chipkill correct memory solutions. We observe that all exist-
ing chipkill correct solutions have a fixed level of protection strength from
*The research described in this thesis previously appeared in the paper “Adap-
tive Reliability Chipkill Correct (ARCC)” in High Performance Computer Architecture
(HPCA2013) 2013, IEEE 19th International Symposium on, Feb. 2013, pp. 270-281.
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the start regardless of the age of the memory system; however, due to the
low occurrence rate of faults in modern Dynamic Random Access Memory
(DRAM) devices, our calculations, based on a large scale field study of over
160,000 Dual-Inline Memory Modules (DIMMs) [2], show that on average
only a tiny fraction of memory experience any type of faults in a typical
operational lifespan of 5 to 7 years [8]. Therefore instead of a fixed worst
case design, we propose an average case design where the memory system
begins with low strength of protection, which consumes low power, and only
upgrades to higher strength(s) of protection, which consumes high power, on
a page-by-page basis as the pages become affected by faults. We call this
optimization to be applied to chipkill correct solutions Adaptive Reliability
Chipkill Correct (ARCC). By increasing the chipkill correct strength of faulty
pages at the end of every memory scrub, which can be performed once every
few hours [2], ARCC offers similar reliability as always using a strong chipkill
correct solution for all the pages.
In this research, we focus on applying ARCC to commercial chipkill correct
solutions. Our evaluation shows that ARCC reduces the power consumption
of memory by 36% when applied to commercially available chipkill correct
solutions, while keeping the same storage overhead and maintaining simi-
lar reliability. We will also briefly describe how to apply ARCC to newly
proposed chipkill correct solutions such as LOT-ECC and VECC.
We make the following contributions:
1. The concept of applying a weaker but more energy efficient ECC for
regions in the main memory that are fault-free, and dynamically in-
creasing ECC strength of a region in the main memory after detecting
faults in the memory region.
2. An efficient implementation of the concept, where adjacent smaller
codewords combine to form larger codewords after faults are detected in
a page, which allows ECC strength to be increased without increasing
the storage overhead.
3. Comparative evaluation of the power, performance, and reliability of
the above implementation relative to commercial chipkill correct solu-
tions. Our experiments show that ARCC reduces memory power by
36% when applied to commercial chipkill correct solutions with negli-
2
gible degradation to reliability.
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CHAPTER 2
BACKGROUND AND RELATED WORKS
Chipkill correct memory systems are designed to guarantee error correction
and detection even in the event of a complete device failure in a rank, which
is a group of memory devices needed to serve a memory request. SCCDCD
[3] and double chip sparing [4, 5] are two popular commercial chipkill correct
solutions. SCCDCD can correct one failed device and detect up to two failed
devices. Double chip sparing can correct up to two failed devices as long as
the two faults do not occur before one of them is first detected. Both solu-
tions rely on symbol-based linear block codes to perform error detection and
correction. In a symbol-based linear block code, each codeword is composed
of multiple symbols, which are groups of bits; the symbols are categorized
into data symbols and check symbols, which are the redundant information
needed for error detection and correction [7]. The larger the number of check
symbols per codeword, the higher the strength of error detection and cor-
rection. For example, with two check symbols per codeword, a bad symbol
in the codeword can be detected and corrected [9]; however, when there are
only two check symbols per codeword, if two bad symbols exist in the same
codeword, the error can go undetected. With four check symbols per code-
word, depending on the exact type of code employed, the second bad symbol
in the codeword can either be detected or even be corrected [7].
Figure 2.1 illustrates how commercially available chipkill correct solutions
store the symbols of each codeword. They store each symbol of a codeword
in a different device in the rank. As a result, even in the event of a complete
device failure, only a single symbol is lost per codeword; the lost symbol
can be recovered using the remaining data symbols and check symbols in the
codeword. Both SCCDCD and double chip sparing use four check symbols
per codeword. Although only four check symbols are required to provide
single symbol correct and double symbol detect, SCCDCD uses a somewhat
inefficient encoding such that all four check symbols are needed to provide
4
Figure 2.1: Implementation of Commercial Chipkill Correct: Each
symbol is stored in a different device in the rank. The “D” boxes represent
data devices while the “R” boxes represent redundant devices.
the same level of protection [7]. On the other hand, double chip sparing
uses a more efficient encoding where only three check symbols are required
to provide single symbol correct and double symbol detect. When a bad
symbol is detected, the bad symbol is remapped to a spare symbol, the fourth
symbol. This allows double chip sparing to correct up to two bad symbols
per codeword, as long as the second bad symbol does not occur before the
first has been detected.
Because each symbol in a codeword has to be stored in its own DRAM
device as illustrated by Figure 2.1, there has to be as many redundant de-
vices as there are check symbols per codeword. In order to keep the ratio of
the number of redundant devices to regular data devices in a rank low, the
number of data devices in the rank is chosen to be large. To keep the stor-
age overhead the same as SECDED, commercially available chipkill correct
solutions use 32 data symbols and four data symbols per codeword, result-
ing in a storage overhead of 12.5%; this translates to a rank with a total of
36 devices. Since such a large number of devices (36 compared to only 9
for SECDED) have to be accessed per memory request, commercial chipkill
correct solutions consume high power.
2.1 Recently Proposed Chipkill Correct Solutions
Other chipkill correct solutions have been recently proposed that reduce the
rank size via various tradeoffs. For example, VECC [7] reduces the rank size
of chipkill correct memory systems from 36 to 18 by reducing the number
of data symbols per codeword from 32 to 16 and thus increasing the storage
overhead beyond 12.5%. Since commodity ECC DIMMs with a rank size of
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18 only support 16 data devices and two redundant devices, VECC stores the
two check symbols needed for error detection in the redundant devices and
maps the remaining check symbol(s) needed for error correction to the data
devices in a different rank via the page table. For read accesses that do not
contain errors, only 18 devices are accessed under VECC. For read accesses
that contain errors, 36 device-accesses are required since the memory needs
to be accessed a second time to retrieve the corresponding error correction
check symbols if the check symbols are not already in the Last Level Cache
(LLC). Similarly, for write requests, 36 device-accesses are required to update
the error correction check symbols stored in memory if they are not found in
the LLC.
Instead of relying a single code, LOT-ECC uses a combination of different
codes for error detection and correction. For every line in memory, the data
stored in each device is protected by a checksum stored in the same device
for error detection and localization. In addition, the memory also stores the
XOR value of the data stored in each device. When an error is detected and
localized to a single device, the lost data in the device can be reconstructed
using the xor value. LOT-ECC reduces the number of devices required per
rank down to nine. However, compared to commercial chipkill correct, LOT-
ECC also requires a set of tradeoffs. For example, the storage overhead of
LOT-ECC is increased from 12.5% to 26.5%. In addition, LOT-ECC requires
additional write accesses to memory for each write to memory to update the
error correction resources. Since roughly 80% of the writes, on average, re-
quire additional writes to memory [6], this can lead to significant reduction
in bandwidth for write-intensive workloads. Finally, LOT-ECC also low-
ers the error detection/correction guarantee of chipkill correct compared to
commercial chipkill correct solutions because the checksums used for error
detection in LOT-ECC can only guarantee detection of device-level faults if
the output from a device with a device-level fault are all 1’s or 0’s. Examples
of device-level faults in DRAM devices that do not result in an all stuck-at-1
or stuck-at-0 output include faulty row or column address decoders that lead
to the wrong row or column being read out.
ARCC can also be applied to both VECC and LOT-ECC, as will be ex-
plained later in Chapter 5. However, due to the wide adoption of commercial
chipkill correct solutions, we will focus our evaluation on the application of
ARCC to commercial chipkill correct solutions.
6
2.2 Other Related Work
PAYG [9] is an error correction scheme for phase change memory that relies
on the observation that only a small fraction of lines suffer from multi-bit
failures in phase change memory; as such, instead of statically allocating a
large number of error correction pointers to every line, one can rely on a
small global pool of error correction pointers that are dynamically allocated
to bad lines as needed to achieve a similar lifetime at only a fraction of the
total storage overhead.
Our goal and implementation are different – ARCC reduces the overall
power consumption of chipkill correct by adaptively increasing the error re-
silience strength of bad pages by combining adjacent lines in those pages
into larger and, therefore, more power hungry lines with stronger protection,




There is a fundamental tradeoff between power and reliability in chipkill
correct solutions, when the storage overhead is held constant. Increasing
the number of error correcting code (ECC) bits per word improves the error
correction/detection capability of the codeword; however, this increases the
storage overhead of the ECC bits. In order to keep the storage overhead the
same while increasing the number of ECC bits per word, the number of data
bits in the word has to be increased as well; this in turn increases memory
power consumption since more devices have be to accessed per memory re-
quest. Consider for example a memory configuration consisting of a single
channel with two ranks and 36 devices per rank. If we were to reduce the
number of check symbols per codeword from four down to two, the size of
a rank can be reduced from 36 down to 18 without affecting the storage
overhead. Our motivational experiments using quad-core multiprogrammed
SPEC benchmarks show that having a rank size of 18 instead of 36 reduces
memory power consumption by 36.7% on average. However, the downside of
using only two redundant check symbols is that it only guarantees the de-
tection of a single bad symbol per codeword; the reliability that it provides
is significantly worse than using four redundant check symbols per codeword
as does commercial chipkill correct solutions, which guarantee detection of
up to two bad symbols per codeword. ARCC is an optimization that seeks
to improve the power-reliability tradeoff between a stronger chipkill correct
solution with more ECC bits per codeword and a weaker chipkill correct so-
lution with fewer ECC bits per codeword by offering similar reliability as the
former while consuming similar power as the latter.
Intuitively, pages with a fault can benefit much from double symbol detec-
tion/correction per codeword, because if an additional bad symbol occurs in
a codeword that already contains a bad symbol, the second bad symbol can
still be detected/corrected via double symbol detection/correction. On the
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Figure 3.1: Faulty Memory vs. Time: Average fraction of 4 KB pages
in a memory channel that has been affected by faults for different
operational lifespans.
flip-side, if a page is completely fault-free, the added value of double symbol
detection/correction compared to only single symbol detection/correction is
significantly smaller; for these pages, using two symbols per codeword might
suffice. Our reliability analysis in Chapter 6 confirms this intuition; it shows
that adaptively upgrading codewords from single symbol protection to dou-
ble symbol protection as the codewords become affected by faults incurs
negligible reliability degradation compared to always applying double sym-
bol protection to every codeword.
Meanwhile, large field studies have shown that only 2.95% [2] to 8% [1] of
DIMMs suffer any type of faults per year. Also, most of these faults affect
a small fraction of the DIMM (such as the single-bit and row faults). By
considering the different types of faults studied in [2] and making the worst
case assumption that each type of device-level fault considered in the work
results in every memory location under the device-level circuitry becoming
corrupted, we calculated the average fraction of 4 KB physical pages in a
memory channel that contain one or more faulty locations. The channel
consists of two ranks with 36 devices per rank. Figure 3.1 shows that the
fraction of pages with fault is just a few percent during most of the lifetime
of the memory channel, even for a worst case failure rate that is 4X as high
as what was measured in [2]. Because fault-free pages can be protected using
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only two instead of four symbols per codeword and because most pages are
fault-free, an adaptive approach that provides weaker protection for a page
in the beginning and only upgrades the protection strength when the page
contains a fault can lead to substantial power savings with similar reliability





ARCC reactively increases the strength of protection of every codeword in
a page when the page is detected with a fault by doubling the number of
check symbols per codeword. Conceptually, ARCC does so by joining two
codewords stored in two separate memory channels into a single large code-
word, which, therefore, has twice the number of check symbols but the same
storage overhead as the smaller codewords. In this chapter, we describe how
to apply ARCC to commercial chipkill correct solutions to provide similar
reliability as always using four check symbols per codeword while incurring
the low memory power consumption of using only two check symbols per
codeword.
4.1 Applying ARCC to Commercial Chipkill Correct
Solutions
We refer to a physical page where there are four check symbols per codeword
as an upgraded page and a page where there are only two check symbols per
codeword as a relaxed page. The top half of Figure 4.1 shows the data layout
of a relaxed page. In the figure, there are two memory channels in the mem-
ory system, where each memory channel can serve a memory request for a
64B line independently. We consider a common memory configuration where
each physical page contains 4 KB of data, which is equivalent to 64 64B lines.
Conventional physical address mapping policies (e.g. SDRAM BASE MAP,
SDRAM HIPERF MAP, SDRAM CLOSE PAGE MAP [10]) deployed in sys-
tems with multiple memory controllers map adjacent 64B lines to different
memory channels in order to reduce the latency of accessing adjacent lines
in memory; this is reflected in Figure 4.1, where alternate lines belong to
alternate memory channels (X and Y). Each 64B line, in turn, consists of
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multiple codewords; in the example in Figure 4.1, each line consists of four
codewords, which are delimited by the horizontal lines in the figure; each
codeword is composed of 16 data symbols and two check symbols, which are
represented by the shaded region. Since each symbol maps to a different
DRAM device in commercial chipkill correct solutions, the 18 symbols of a
codeword in a relaxed page are stored across 18 DRAM devices controlled
by the same memory controller.
When an error is detected during memory scrubbing, ARCC increases
the protection strength of the page with error by increasing the number of
check symbols per codeword from two to four. To double the number of
check symbols per codeword without increasing the check to data symbol
ratio which increases storage overhead, ARCC combines two adjacent 64B
lines, each stored in a separate channel, in a page into a single 128B line,
referred to as an upgraded line from now on, where each codeword in the
128B line contains four check symbols and 32 data symbols. To convert a
relaxed page into an upgraded page, all lines in the relaxed page are read out
to compute the new codewords in each line and are stored back to memory
afterward. Note that since the two 64B lines in each upgraded line belong to
two separate memory channels, the entire upgraded line can be read out in the
time it takes to read a single 64B line by accessing the two memory channels
in parallel. The bottom half of Figure 4.1 illustrates one way of combining
two adjacent 64B lines into an upgraded line, where each symbol maintains
its original size and the number of codewords per upgraded line is the same
as the number of codewords per line under the relaxed mode. An alternative
design is to reduce the size of each symbol by half, and as a result, to double
the number of codewords per upgraded line. This flexibility is important
since different symbol sizes require different types of Error Detection and
Correction (EDAC) controllers. By providing this flexibility, ARCC provides
freedom in choosing the EDAC controller to use for the upgraded line.
4.2 Implementation Details
This section describes the different modifications needed to support ARCC
as well as the associated overheads.
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Figure 4.1: ARCC Data Layout: Data layout of a physical page in
relaxed and upgraded chipkill correct modes. The letters “X” and “Y”
appended after each line number indicate to which channel the line belongs.
Each shaded rectangle represents a check symbol in a codeword. The line
with the cross contains a fault, which causes the page to be upgraded.
4.2.1 Page Table
Each physical page entry and the corresponding TLB entry is modified to
contain an additional 1-bit flag to indicate the chipkill correct strength, re-
laxed or upgraded, the page currently operates in. The value of the flag is
updated at the end of a memory scrub. If the memory scrubber detects an
error in a physical page, the chipkill correct strength of the physical page will
be upgraded. To upgrade a page affected by faults, only the page itself needs
to be accessed to recalculate each upgraded line in the page; pages without
faults are not affected. When an upgraded physical page is accessed, both
64B lines in each upgraded line will be accessed.
We assume that the operating system is started up in the upgraded mode
for every page. After the page table has been populated, a memory scrub
is immediately performed to determine the fault-free pages to set them to
relaxed mode.
4.2.2 Memory Scrubbing
ARCC upgrades the chipkill correct strength of a page after faults are de-
tected in a page during memory scrubbing. Our reliability analysis in Chap-
ter 6 assumes an ideal memory scrubber that is capable of detecting all faults
at the end of each memory scrub. A conventional memory scrubber which
simply reads out and writes back the memory content during each scrub may
leave many hidden stuck-at-1 or stuck-at-0 faults undetected. Therefore, to
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adhere closely to such an ideal memory scrubber, we modified a conventional
memory scrubber to execute the following steps:
1. Read a line and store its value aside.
2. Write all 0’s to the line location in memory and then read the location
in memory to see if only 0’s are returned. If true, go to step 3. If false,
a stuck-at-1 fault may be present; go to step 4 and upgrade the page
afterward.
3. Write all 1’s to the line and then read the line to see if only 1’s are
returned. If true, go to step 4. If false, a stuck-at-0 fault may be
present; go to step 4 and upgrade the page afterward.
4. Correct any errors in the original content of the line and write the line
back to memory.
Optionally, in order to reduce the overhead of alternating between reads
and writes during a memory scrub, steps 1 to 4 can be performed in batches
for multiple consecutive lines at a time.
Although memory scrubbing is twice more expensive in ARCC (due to the
two additional reads and writes for all 0’s and all 1’s) compared to conven-
tional memory scrubbing, the performance overhead of memory scrubbing
is still negligible since memory scrubbing takes a few seconds per memory
channel while it is performed once every few hours [2]. Consider, for example,
a 128-bit wide memory channel with 4 GB of 667 MHz DDR2 memory. Ac-
cessing the entire memory content takes 4 ·10243 ·8/128/(667 ·106) = 0.4s. A
memory scrub required by ARCC takes 0.4 ·6 = 2.4s per memory scrub. As-
suming a memory scrub rate of once every four hours, 2.4s/(4 · 3600) results
in only 0.0167% reduction in maximum effective memory bandwidth.
4.2.3 Last Level Cache
The LLC needs to be modified in order to accommodate both the relaxed
64B lines and the upgraded 128B lines in the LLC simultaneously; during a
write to memory, both sub-lines of an upgraded line need to be written back
to memory at the same time in order to update all four check symbols in each
codeword in the upgraded line. One way to accommodate both 64B and 128B
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lines in the LLC is to implement the LLC as a sectored cache [11]. However,
since the sectored cache can degrade the effective size of the cache when
there is low spatial locality in the applications, we propose an alternative
LLC design to accommodate the two different cacheline sizes.
We observe that since the physical addresses of the two sub-lines in an
upgraded line are consecutive, the two sub-lines will be mapped to two adja-
cent sets in a conventional LLC with 64B cachelines. We propose including
an additional bit to the tag of each cacheline to indicate whether or not the
cacheline belongs to an upgraded line. When an upgraded line is brought
into the LLC, the flag is set to one. When a line is selected for eviction,
its flag is checked to see if it is a sub-line of an upgraded line; if it is, the
second sub-line of the same upgraded line can be found in the adjacent set
as the line with the same tag. In order to prevent a sub-line from being
forcefully evicted due to the lack of reuse in the second sub-line, the LLC
cache replacement policy uses the recency of the most recently used sub-line
as the recency value of both sub-lines for eviction selection.
The main overhead in the cache is due to the fact that cache replacement
requires a second tag access to find the recency value of the other sub-line
in an upgraded line. The performance overhead of this second tag access is
small because LLC replacements are required only by LLC misses, which are
less frequent that LLC hits. In addition, the latency of the second tag access
is much smaller than that of the memory access due to the LLC miss. In our
experiments, we modified the cache implementation such that every cache
replacement takes twice as long and did not observe any noticeable effect on
performance.
4.2.4 Memory Controller
The two sub-lines in each upgraded line have to be read from and written
to memory at the same time in order to provide error detection/correction.
One design is to logically partition the memory queue of each controller into
two, one for the sub-lines of upgraded lines and one for the relaxed lines. The
sub-line queue maintains a strict FIFO ordering to ensure that the pairing
of the sub-lines in each queue is always correct. The memory controllers can
then alternatingly issue requests from the queue for the sub-lines and the
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queue for the regular 64B lines.
An alternative design is to augment each memory queue entry with a new
flag with multiple bits. The first bit of the flag is set to 1 to indicate that
the line is a sub-line of an upgraded line. When the first bit is set to 1, the
remaining bits in the flag serve as a pointer to the physical queue entry in the
other memory channel where the second sub-line resides. When a sub-line
is at the head of the memory access queue, memory access in the queue is
stalled until the second sub-line is found. The corresponding sub-line in the
second memory channel is to be found via the pointer and then promoted
to the head of its memory access queue so that the pair of sub-lines can be
issued together.
Due to the large number of devices per rank (36), commercial chipkill
correct solutions require two physical memory channels, each controlling 18
devices, to operate in lockstep as a single logical channel [6]. As a result,
a single EDAC controller targeting codewords with four check symbols is
sufficient for every pair of memory controllers. However, ARCC requires an
additional EDAC controller for each memory controller to target codewords
with two check symbols.
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CHAPTER 5
APPLYING ARCC TO OTHER CONTEXTS
ARCC is a versatile optimization that can be applied in different contexts to
provide the reliability of a stronger chipkill correct solution while consuming
the same memory power as a weaker chipkill correct solution. This chapter
describes various additional contexts where ARCC is applicable.
5.1 Enabling Stronger Forms of Chipkill Correct
ARCC can be used to support even stronger strengths of chipkill correct
than what is commercially available without requiring the design of new
ECC DIMMs. Consider, for example, when ARCC is applied to double chip
sparing [4, 5], which can correct up to two bad symbols per codeword with
four check symbols per codeword. When a codeword under the upgraded
mode develops a second bad symbol, all the codewords in the page that
contains the affected codeword can be further upgraded to an even stronger
upgraded mode of having eight check symbols per codeword by striping each
codeword across four memory channels instead of just two. This provides
each codeword in the page with four additional spare symbols to remap
bad symbols to. An alternative design is to divide the large codeword with
eight check symbols into two smaller codewords each with four check symbols
and remap the two bad symbols such that they are divided equally between
the two smaller codewords, so that each smaller codeword can correct yet
another bad symbol when it occurs in the future. Since only a small fraction
of memory that is affected by one bad symbol is also affected by a second bad
symbol, the number of pages in the second upgraded mode should be only
a tiny fraction of the pages in the first upgraded mode. As a result, ARCC
can provide multiple upgraded modes with similar power and performance
characteristics as having just one upgraded mode.
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5.2 Applying ARCC to VECC and LOT-ECC
ARCC can also be used to support recently proposed chipkill correct solutions
such as LOT-ECC and VECC.
To provide double chipkill correct, VECC uses four check symbols per
codeword [7]. Instead of always using four check symbols per codeword,
ARCC can be applied to VECC to reduce the number of check symbols
per codeword in a page to two when the page is fault-free. As a result, L
can reduce the number of devices per rank from 18 (see Chapter 2) to nine
(eight data devices and one redundant device for the one detection check
symbol) while maintaining the same storage overhead as VECC to reduce
power consumption.
The LOT-ECC configuration described in [6] that uses nine devices per
rank is only capable of correcting a single bad symbol, as does SCCDCD,
but not two bad symbols, as does double chip sparing. However, we observe
that LOT-ECC can be extended to provide double chip sparing by using 18
devices per rank without increasing the storage overhead. In the 18-device
configuration, the data of a line is stored evenly across 16 devices, while the
17th device stores the parity of the symbols in the 16 data devices and the
18th device is the spare device to which the correct value of the bad symbol is
remapped. The one’s complement checksums needed for error detection and
localization (see Chapter 2) are to be stored in a different line in the same row.
However, the 18-device configuration incurs high power overhead in two ways.
First, it requires accessing twice as many devices per memory request as the
nine-device configuration. Second, due to the fact that the one’s complement
checksums needed for error detection are now stored in a different line than
the data, the 18-device LOT-ECC also requires an additional read access to
the checksum line for every read to memory in addition to the additional
write access per memory writeback (see Chapter 2). ARCC can be used to
dynamically convert a relaxed page that uses nine-device LOT-ECC to an
upgraded page that uses 18-device LOT-ECC when errors are detected in
the page. By applying ARCC to LOT-ECC to provide double chip sparing,
ARCC can reduce the DUE rate of LOT-ECC by 17X [4] at a small power
overhead (see evaluation in Section 7.2), since only a small fraction of pages,





In this chapter, we explore the reliability impact of applying ARCC to com-
mercial chipkill correct solutions.
6.1 Impact on DUE Rate
ARCC does not degrade the DUE rate of commercial chipkill correct solu-
tions. When ARCC is applied to SCCDCD, ARCC does not degrade the
DUE rate since ARCC always guarantees correction of a single bad symbol
in a codeword, just as SCCDCD. ARCC also does not degrade the DUE
rate when it is applied to double chip sparing, which corrects up to two bad
symbols per codeword. This is because just like ARCC, double chip sparing
cannot correct the second bad symbol unless the first bad symbol has been
detected before the second bad symbol occurs (see Chapter 2).
6.2 Impact on SDC Rate
In the ARCC implementation described in Chapter 4, each codeword contains
only two check symbols at the beginning, which only guarantees the detection
of a single bad symbol. After an error is detected in a page (which results
in at most one bad symbol per codeword), ARCC reactively increases the
number of check symbols per codeword to four by doubling the size of each
codeword in the page in order to be able to detect two bad symbols per
codeword. However, it is possible for a second bad symbol to occur in the
same codeword before the first bad symbol is detected; such errors cannot be
detected. On the other hand, commercial chipkill correct solutions constantly
allocate four check symbols per codeword, and, therefore, always guarantee
the detection of two bad symbols. However, the probability of two or more
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Figure 6.1: Reliability Comparison: Comparison between the SDC rate
of simultaneous double error detection (DED) as provided by commercial
SCCDCD and that of the reduced double error detection (ARCC DED) as
provided by applying ARCC to commercial SCCDCD.
faults in two or more different devices affecting the same codeword and
occurring within the same scrub period of a few hours is small.
To understand the extent of degradation in detection reliability when ap-
plying ARCC to commercial chipkill, we used the chipkill correct reliability
models given in [12]. The fault rates that were used as inputs to the models
are taken from a recent large field study on DRAM errors [2], and include
those of lane, device, bank, column, and row faults. A memory scrub period
of four hours was assumed, which is consistent with the memory scrub period
used in [2]. The memory configuration of the baseline commercial chipkill
correct solution consists of a memory channel with two ranks, with 36 de-
vices per rank, and, therefore, a total of 72 DRAM devices. We used the
double chipkill correct/detect model provided in our technical report [12] to
calculate the error detection reliability of the baseline SCCDCD. Since SC-
CDCD+ARCC cannot detect a second bad symbol in a codeword unless it
occurs after the first bad symbol in the codeword has been detected, its error
detection reliabililty is the same as that of the error correction reliability of
double chip sparing. Therefore, we used the double chip sparing reliability
model in [12] to calculate the error detection reliability of SCCDCD+ARCC.
To report the SDC rate, we converted the reliability output to the SDC rate.
When calculating the SDC rate, we assume that all DIMMs in a machine
are to be replaced as soon as the first undetectable error occurs in the ma-
chine, so that the same faulty machine does not contribute multiple SDCs.
To validate the results of the reliability models, we also performed Monte
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Carlo simulations (details in [12]). Figure 6.1 shows the number of SDCs in
1000 machine-years calculated using the output from the reliability model
for both the SCCDCD baseline and SCCDCD+ARCC for different intended
lifespans of a machine and for different factors of the failure rate. The figure






Table 7.1 summarizes the memory configurations for comparison against com-
mercial chipkill correct solutions. The commercial chipkill correct baseline
simulated consists of a single memory channel with two ranks per channel
and 36 devices per rank. Due to the large number of devices per rank, both
the burst length and the I/O width of each device must be small to satisfy
the chosen cacheline size of 64B. As such, DDR2 X4 devices are chosen for
the SCCDCD baseline. The corresponding memory configuration for ARCC
consists of two memory channels with two ranks per channel and 18 devices
per rank. Both configurations have the same total number of devices. In
order to provide the same output granularity with 18 devices per rank as
that of the baseline with 36 devices per rank, we increased I/O width of each
device from X4 to X8 for ARCC. DRAMsim [10] was used to model memory
power and timing. The DRAM device parameters are taken from Micron
datasheets [13]. We assume that there are two 4 KB pages per row in mem-
ory. For the row buffer and physical address mapping policies, we used the
closed page policy and the high performance mapping policy, respectively,
as provided by DRAMsim. Meanwhile, we simulated a quad-core proces-
sor running 12 mixed SPEC workloads for 2 billion cycles using M5 [14], a
full system simulator. Table 7.2 describes the CPU microarchitecture while
Table 7.3 shows the workloads that were used.
Table 7.1: Memory Configurations
Name Tech I/O Chan Ranks/Chan Rank Size
Baseline DDR2 X4 2 1 36
ARCC DDR2 X8 2 2 18
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Table 7.2: Processor Microarchitecture
SS Width IQ Size Phys Regs LSQ Size
2 16 72FP/72INT 32LQ/32SQ
L1 D$, I$ L1 Assoc L1 lat. L2$
32 kB 2 1 cycle 1MB
L2 Assoc L2 lat. Cacheline Size L2 MSHR














We used the following methodology to study the power and performance
degradation due to upgraded pages in ARCC as faults develop over time:
1. We estimated the power and performance overhead associated with
each type of device-level fault, introduced in Chapter 6 for the memory
configuration summarized in Table 7.1 by setting the fraction of mem-
ory affected by that type of fault to upgraded mode and repeating the
experiments. Table 7.4 lists the fraction of pages upgraded for each
type of fault.
2. Using Monte Carlo simulations, we simulate a 7 year lifespan for 10000
memory channels to capture when and what type of device-level faults
Table 7.4: Fault Modeling Details
Fault Type Fraction of Pages Upgraded
Lane 100%: It causes both ranks per channel
to be upgraded.
Device 1/2: It causes 1 out the 2 ranks to be upgraded.
Subbank 1/16: It causes 1 out of the 8 banks in a single
rank to be upgraded.
Column 1/32: It causes half of the pages in a single
bank to be upgraded.
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occur during the 7 simulated years in the 10000 channels. The fault
rates from [2] were used.
3. For each recorded fault type in each simulated memory channel, we
added the overhead associated with that fault to the performance and
power of that channel, starting from the time that the fault occurs.
4. For each year X in the intended lifetime of a channel, we averaged
the power and performance of the 10000 memory channels from the
beginning of the first year to the end of year X to provide an estimate
for the overall power and performance of ARCC in the presence of
faults.
7.2 Results
When ARCC is applied to commercial chipkill correct solutions, which re-
quire 36 devices to be accessed per memory request, significant power reduc-
tion can be achieved as ARCC requires only 18 devices to be accessed for
fault-free pages and 36 devices to be accessed for pages with faults (see Ta-
ble 7.1). Figure 7.1 shows the DRAM power and performance improvement
from applying ARCC to commercial chipkill correct solutions when there
are no faults in memory. Performance of a mixed workload is reported as
the sum of the instructions per cycle (IPCs) of all the benchmarks in the
workload. On average, ARCC reduces power consumption by 36.7% and
improves performance by 5.9%. The power benefits across the workloads
Figure 7.1: Power and Performance Improvements.
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Figure 7.2: Power Consumption of a Memory System with Fault:
Power consumption of ARCC when there are different types of faults in
memory, normalized to when there is no fault.
are relatively uniform due to the fact that ARCC saves the same amount of
power every memory access regardless of the application characteristics. The
slight performance improvement is due to having twice the number of ranks
under ARCC, which increases the amount of rank-level parallelism. Differ-
ent benchmarks experience different performance benefits from the increased
rank-level parallelism, which explains the variation in performance.
Figure 7.2 shows the power consumption of ARCC in the presence of a
single device-level fault in memory normalized to when the memory is fault
free. Results are presented for different types of device-level faults. For
example, “1 Device Fault” represents the scenario where half of the pages
have been upgraded due to a device fault (Table 7.4). As expected, the power
consumption of ARCC increases in the presence of faults in memory. This
is because two adjacent 64B lines instead of one are required to be accessed
when a 128B line in an upgraded page is accessed. In the worst case scenario,
when there is no spatial locality in the application, the second 64B line is
always not useful to the workload. In this scenario, the power consumption
of accessing an upgraded page is twice that of accessing a normal page. As
shown in the “worst case est.” bar in Figure 7.2, the worst case memory
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Figure 7.3: Performance of a Memory System with Fault:
Performance of ARCC when there are different types of faults in memory,
normalized to when there is no fault.
power increases by the fraction of pages in memory that are upgraded. In
reality, the second 64B line is useful for many workloads due to the presence
of spatial locality; as a result, the power overhead due to device-level faults
in memory is much smaller, as shown in the figure.
Figure 7.3 shows the IPC of ARCC in the presence of a single device-level
fault in memory normalized to when the memory is free of faults. While
some workloads, such as Mix2 to Mix7, show a clear degradation in per-
formance when there are faults in memory, some others such as Mix1 and
Mix10 show performance improvement. We attribute this to the different
amount of spatial locality in the different workloads. Although applications
with low spatial locality suffers when two adjacent cachelines have to be ac-
cessed for every memory access after upgrading faulty pages, applications
with high spatial locality on the other hand actually benefit from having to
access two adjacent cachelines because this acts like a useful prefetch. In
the worst case scenario, when there is no spatial locality in the application
and the bandwidth is the bottleneck, ARCC can degrade performance by as
much as 50% in the presence of a lane fault. However, due to spatial locality
in the applications studied, there was negligible performance degradation on
average.
The fraction of pages that are faulty in a memory system increases with
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Figure 7.4: Power Overhead of Error Correction: Average increase in
power consumption as a function of time compared to fault-free memory.
Figure 7.5: Performance Overhead of Error Correction: Average
decrease in performance as a function of time compared to fault-free
memory.
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time. Using the methodology described in Chapter 7, we calculated the aver-
age power and performance degradation during different years in the lifetime
of the memory system in Table 7.1. The results are shown in Figures 7.4
and 7.5 respectively. The worst case estimate curves in the figures assume
that there is no spatial locality in the application and, therefore, a memory
access to an upgraded pages consumes twice as much power and reduces ef-
fective bandwidth by half compared to a memory access to a relaxed page.
The figures show that the degradation both in terms of the worse case es-
timate and measured overheads is small. This is due to the fact that, on
average, only a tiny fraction of memory is affected by faults (see Figure 3.1).
In fact, power benefits from ARCC even at the end of 7 years for 4X the
memory fault rate reported in [2] is no less than 30%.
7.2.1 Applying ARCC to LOT-ECC
As described in Chapter 5, ARCC can be applied to LOT-ECC to enable
double chip sparing by converting a page from the nine-device LOT-ECC
to 18-device LOT-ECC, again by requiring two channels, each channel with
nine devices per rank, to operate in lockstep during memory accesses to the
upgraded pages. Compared to applying ARCC to commercial chipkill correct
solutions, applying ARCC to LOT-ECC not only incurs the power overhead
of accessing twice as many devices per memory request, but also requires an
additional read access for every regular read access. Therefore, in the worst
case scenario, where an application consists of 100% read accesses and has
no spatial locality, a memory access to an upgraded page is equivalent to
four memory accesses to a relaxed page. As a result, the power of memory
accesses to upgraded pages can differ by a factor of 4 compared to the power
of memory accesses to relaxed pages. Similarly, the effective bandwidth for
memory accesses to the upgraded pages is also reduced by a factor of 4.
Figure 7.6 shows the average power increase and performance degradation
due to faults during different years in the lifetime of the memory system
of ARCC + LOT-ECC compared to that of the regular nine-device LOT-
ECC for the worst case application scenario. The figure shows that for the
memory fault rate reported in [2], the average power increase/performance
degradation during the 7 year period is only 1.6%. This is a small cost for
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Figure 7.6: Power Overhead of Error Correction When Applying
ARCC to LOT-ECC: Average increase in power and decrease in
performance of ARCC+LOT-ECC vs. nine-device LOT-ECC for the worst
case application scenario as a function of time.
reducing the DUE rate by 17X by providing double chip sparing [4]. Even
for a fault rate 4X as high as that of the memory fault rate reported in [2],
the average power increase and performance degradation are expected to be




In this research, we propose ARCC, a novel optimization for existing chipkill
correct solutions that aims to provide the reliability of a high strength of chip-
kill correct solution at the same memory power overhead of a low strength
chipkill correct solution without increasing the storage overhead. Based on
the observation that only a small fraction of memory experiences faults in
memory for a typical operational lifespan of a memory system, ARCC be-
gins with a low chipkill correct strength and adaptively increases the chipkill
correct strength on a page-by-page basis as they become affected by faults,
in order to take advantage of the power benefit of a weaker chipkill correct
solution for all fault-free pages while providing the reliability of a stronger
chipkill correct solution. We presented an efficient implementation of the
concept, where the number of check symbols per codeword is doubled after
faults are detected in a page by combining two adjacent codewords in two
different channels into a single large codeword without increasing the over-
all storage overhead. We performed a comparative evaluation of the power,
performance, and reliability of this implementation relative to commercial
chipkill correct solutions. Our experiments show that this implementation
reduces memory power by 36% when applied to commercial chipkill correct
solutions with negligible degradation to reliability. ARCC not only can be
used to reduce the power consumption of existing commercial chipkill correct
memories with four check symbols per codeword, but also provides an imple-
mentation for stronger chipkill correct solutions in the future, such as those
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